

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/757,516	01/15/2004	Craig Hansen	43876-155	4560	
75	90 05/15/2006		EXAMINER		
McDermott, Will & Emery 600 13th Street, N.W.			COLEMAN, ERIC		
Washington, DC 20005-3096			ART UNIT	PAPER NUMBER	
υ,			2183		
			DATE MAILED: 05/15/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
Office Action Summary		10/757,516	HANSEN ET AL.				
		Examiner	Art Unit				
		Eric Coleman	2183				
The MAILING DATE of Period for Reply	this communication ap	pears on the cover shee	et with the correspondence a	ddress			
A SHORTENED STATUTOR' WHICHEVER IS LONGER, F - Extensions of time may be available un after SIX (6) MONTHS from the mailing - If NO period for reply is specified above - Failure to reply within the set or extende Any reply received by the Office later th earned patent term adjustment. See 37	ROM THE MAILING I der the provisions of 37 CFR 1. date of this communication. , the maximum statutory period ed period for reply will, by statu- an three months after the mailin	DATE OF THIS COMMU 136(a). In no event, however, ma I will apply and will expire SIX (6) te, cause the application to become	JNICATION. ay a reply be timely filed MONTHS from the mailing date of this ne ABANDONED (35 U.S.C. § 133).	,			
Status							
1) Responsive to commun	ication(s) filed on						
2a) This action is FINAL .		—· s action is non-final.					
′ 	•—		matters, prosecution as to th	e merits is			
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims	•		·				
<u> </u>	nding in the application	1					
	Claim(s) <u>1-18</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration.						
·	Claim(s) is/are allowed.						
	☑ Claim(s)is/are allowed. ☑ Claim(s) <u>1-18</u> is/are rejected.						
· · · · · · · · · · · · · · · · · · ·	_						
8) Claim(s) are sub	=	or election requirement					
		or orosaon roquiromonic	•				
Application Papers							
9) The specification is obje	•						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
			eyance. See 37 CFR 1.85(a).				
			ving(s) is objected to. See 37 C				
11) The oath or declaration i	s objected to by the E	xaminer. Note the attac	ched Office Action or form P	TO-152.			
Priority under 35 U.S.C. § 119							
12) Acknowledgment is mad a) All b) Some * c)	None of:		C. § 119(a)-(d) or (f).				
		ts have been received.					
			in Application No				
		=	een received in this Nationa	l Stage			
* *		au (PCT Rule 17.2(a)).					
* See the attached detailed	Office action for a lis	t of the certified copies	not received.				
Attachment(s)							
1) Notice of References Cited (PTO-89		4) 🔲 Intervi	ew Summary (PTO-413)				
2) \square Notice of Draftsperson's Patent Dra \bowtie Information Disclosure Statement(s			No(s)/Mail Date of Informal Patent Application (PT	O-152)			
Paper No(s)/Mail Date	,	6) Other:		•			

Application/Control Number: 10/757,516 Page 2

Art Unit: 2183

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-8,10-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cohen (patent No. 5,751,614) in view of Deip (article entitled Performance Evaluation of the PowerPC 620 Microarchitecture.
- 3. Cohen taught the invention substantially as claimed including a data processing ("DP") system comprising (as to claims 1,10):
- a) Programmable processor (PowerPC) (e.g., see col. 2, lines 1-23 and col. 5, lines 23-32);
 - b) Instruction path (e.g., see col. 7,lines 33-49).
 - c) Data path (e.g., see figs. 3,4,5,6) and col. 7,lines 12-59);
- d) Execution unit coupled to the data path and operable to decode (e.g., see col. 7,lines 33-49) and executed instructions received wherein in response to decoding a single instruction specifying both a mask [MB,ME] and a register containing a data (rS), the mask comprising fields that each correspond to a field of the data contained in the register(e.g., see fig. 3, the execution unit operable to detect some of the fields of the mask as having a predetermined value and identifying corresponding fields contained in the register as write-enabled field [fields enabled by the "1s" in the mask in figure 3];

Art Unit: 2183

ģ.,

and cause the write-enabled data field to be written to a specified register location (rA) (e.g., see fig.3). As to the writing of the write enabled data to memory, since the Power PC provided for storing of data to cache as taught by Delp on page 173, it would have been obvious to one of ordinary skill that after the data was written to the cache would have been updated to include the register data in at least one implementation of the Cohen and Delp teachings at least to provide reuse of registers.

Page 3

- 4. Cohen did not expressly detail an external interface. Deip however taught the PowerPC was an advanced for use with desktop systems (e.g., see page 163 col. 2 under section 2.1). Deip also taught accessing external memory via load/store instructions and interfacing using store queue. (e.g., see page 172-173 under section 7.2 cache effects). Deip also taught the PowerPC comprised instruction path and data path and execution units (e.g., see fig. 1 on page 164). Consequently one of ordinary skill would have been motivated to include an external interface at least to interface the PowerPC processor to external memory that would have store instructions and data that were not being used at a particular time by the processor as was well known in the art with respect to desktop systems.
- 5. It would have been obvious to one of ordinary skill in the DP art to combine the teachings of Cohen and Deip. Both references were direct to processing data using a PowerPC Risc processor. One of ordinary skill would have been motivated to incorporate the Deip teachings of the architecture of the PowerPC at least because the Cohen taught the system comprising a PowerPC type Risc processor and the particulars of the PowerPC processor would have allowed the one of ordinary skill to

Art Unit: 2183

optimized the performance of the instruction processing of Cohen at least using bypass techniques to access data in memory as taught by Deip (on page 173).

Page 4

- 6. As to the further limitations of claim 10, Delp taught the use of the system in a desktop system, Well known desktop systems at the time of the claimed invention comprised external memory (e.g., disk memory) and a system bus to connect the components of the desktop system (such as bus to connect memory card, graphic card and motherboard etc.). Therefore one of ordinary skill would have been motivated to implement the Cohen and Delp teachings as a desktop system with an external interface for external devices including external memory (e.g., see col. 1, page 163 of Delp).
- 7. As to claim 2,8,11,17 Cohen taught each of the fields of the mask has width of one bit (the "1s" in the mask where each "1" selectively indicates if a corresponding bit in the source register is to be masked) (e.g., see fig. 3 and col. 5,lines 23-62).
- 8. As per claim 3,12 Cohen taught each of the fields of the data in the register has width of one bit (each bit in the register can be individually masked depending on the ("1s") in the mask (e.g., see fig. 3 and col. 5, lines 23-62).
- 9. As per claim 4,13 Cohen taught the execution unit is operable to cause the write-enabled data fields to be written to the specified memory location by reading the unaltered field from the specified memory location and writing the unaltered field of data along with the write-enabled data fields to the specified memory locations (e.g., see fig. 3 and col. 5, lines 23-62).

Art Unit: 2183

10. As to claim 5,14 the mask (MB, ME)(e.g., see fig. 3) is included in the instruction and as well known in the art the instruction in the PowerPC would have been stored in a register specified at least by the program counter.

Page 5

- 11. As to claim 6,15 also since Cohen taught the location of where the resultant data is stored is contained in the instruction (e.g., see fig. 3) and the instruction would have been stored in an instruction register in the PowerPC then the memory location would have been stored in a register.
- 12. As per claim 7,16 Delp taught the specified memory location comprises a section of memory having a specific and beginning at a specific memory address[(on page 173). The updated cache would have stored the data and a cache was well known to be comprise blocks of data that start at a specific location and has a specific width (width of a cache line).
- 13. Claim 9,18 is rejected under 35 U.S.C. 103(a) as being unpatentable over Cohen (patent No. 5,751,614) in view of Deip as applied to claims 1-8,10-17 above, and further in view of Kabir (patent No. 6,538,657).
- 14. As per claim 9,18 Kabir taught specifying plural register (corresponding to a third and fourth register when used with the instruction of Cohen) each containing a plurality of operands, multiply the plurality of floating point operands in the third register by the plurality of operands in the fourth register to produce a plurality of products and provide the plurality of products to partitioned fields of a result register as a second concatenated result (e.g., see figs. 4,5a,5b).

Art Unit: 2183

'\$

15. It would have been obvious to one of ordinary skill in the DP art to combine the teachings of Cohen and Kabir. Both references were directed to toward the problems of selection of subsets of operand data and processing the data according to the partitioned subsets. On of ordinary skill would have been motivated to incorporated the Kabir teachings of partitioned multiply and concatenating the result (e.g., see figs. 4,5a,5b) at least to provide the functionality to implement the application of processing pixel data (e.g., see col. 1, lines 13-col. 2, line 17 of Kabir).

Page 6

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Chou (patent No. 5,222,215) disclosed a CPU is a register storing a mask field for setting mask zone (e.g., see fig. 6).

Ebcioglu disclosed a system for improving performance of out of sequence load operations (e.g., see abstract).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eric Coleman whose telephone number is (571) 272-4163. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2183

Page 7

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

EC

ERIC COLEMAN
PRIMARY EXAMINER